UNIVERSITY OF CALIFORNIA, BERKELEY
Department of Electrical Engineering and Computer Sciences

EE100/EE42
Intro. To Electronics Engineering

Fall 2008
Prof. Leon O. Chua

MIDTERM
October 14th 2008
Time Allotted: 1.5 hours

NAME:_________________________ , ___________ Last First

STUDENT ID#:__________________ CIRCLE ONE: EE100 EE42

I WILL NOT CHEAT ON THIS EXAM. Signature:____________________________

Note(s):

1. MAKE SURE THE EXAM HAS 15 NUMBERED PAGES.
2. This is a CLOSED BOOK exam. However, you may use ONE 8.5 x 11" of
   notes (both sides) and a calculator.
3. SHOW YOUR WORK on this exam. MAKE YOUR METHODS CLEAR
   TO THE GRADER so you can receive partial credit.
4. WRITE ANSWERS CLEARLY IN THE SPACES (lines, boxes or table)
   PROVIDED.
5. Remember to specify units on answers whenever appropriate.
6. IF YOU ARE WRITING TOO MUCH, YOU ARE PROBABLY MAKING A
   MISTAKE!

SCORE: 1:_____/ 25

2:_____/ 10

3:_____/ 15

4:_____/ 15

5:_____/ 25

6:_____/ 10

TOTAL:_____/ 100
PROBLEM 1 [25 points]

Consider the same memristor circuit from homework #5 (refer to figure above). Assuming $\phi(0) = q(0) = 0$ at time $t = 0$, find the pulse width $\Delta$ for the memristor to be biased at the operating points $Q_1(3, 3)$, and $Q_2(1, 0.5)$, respectively.

$\Delta$ for $Q_1(3, 3)$: $\frac{1}{2}$ sec

$\Delta$ for $Q_2(1, 0.5)$: $\frac{1}{2}$ sec
- Since we have a voltage source across the memristor, we can find the flux across it as a function of time:

\[
q(t) = \int_{-\infty}^{+\infty} V(t) \, dt
\]

\[
= \int_{-\infty}^{0} 0 \, dt + \int_{0}^{+\infty} V(\tau) \, d\tau
\]

I.C.: \(q(0) = 0\)

For any \(t > \Delta\), the integral reduces to:

\[
q(t) = 3\Delta \quad \text{for } t > \Delta
\]

- Now, let's bias the memristor at \(Q_1(3,3)\):

\(q(\Delta) = 3\Delta = 3 \implies \Delta = 1\ \text{sec}\)

Similarly, let's bias the memristor at \(Q_2(1,0.5)\):

\(q(\Delta) = 3\Delta = 1 \implies \Delta = \frac{1}{3}\ \text{sec}\)

\(\text{Don't forget units!}\)

**Note**

- If we were using a current source, then we could find the charge as a function of time:

\[
q(t) = \int_{-\infty}^{+\infty} i(t) \, dt
\]

To bias the memristor, look at the charge necessary.
PROBLEM 2 [10 points]

Find and sketch the DP plot of the following one-ports:

(a) Ideal Zener diode

(b)

Sketch DP plot in the correct boxes below. Please label axes with correct units.
(a) For a zener diode

\[ V' = 10V \]

\[ \bar{I}'' = -10V \]

\[ V'' = 5V \]

\[ V_1 = -V' \]

\[ V_2 = V'' \]

\[ V = V_1 + V_2 \]

(b) \[ V'' = \bar{I}'' \]

\[ V_0 = V' + V'' \]

\[ \bar{I}'' = -\bar{I}' \]

\[ V_0 = \bar{I}'' \]

\[ \bar{I}_0 = \bar{I}' \]

\[ V_0 = V' + V'' \]

\[ \bar{I}_0 = \bar{I}'' \]

\[ V = \bar{I}_0 + \bar{I}_0 \]

\[ V_0 = V'' \]
PROBLEM 3 [15 points]

(a) Find the node-to-datum voltages $e_0$, $e_1$, $e_2$, $e_3$, $e_4$ and $e_5$ of the following circuit:

**Method 1: Voltage Divider**
- You can see that the resistors divide up the voltage into multiple taps.
- For example, to find $e_3$:
  \[ V = \frac{V_{\text{in}}}{R_1 + R_2} \]
  \[ e_3 = \frac{1V 	imes 3\Omega}{2\Omega + 3\Omega} = \frac{3}{5} V = 0.600 V \]

**Method 2: KCL+KVL**
Use KCL+KVL to see that:
\[ I_2 = 1V/15\Omega = 200\text{mA} \]
To find $e_3$:
\[ e_3 = 3\Omega 	imes 200\text{mA} = 0.6 V \]

(b) Find and sketch the DP plot of the following one-port

**KVL** = short circuit across ports forces $V = 0$.

**KCL @ A** shows that $I = 0$ since the same current flows through the branch.

(c) Find and sketch the DP plot of the following one port

- Ideal current source support any voltage range $V$, anything.
- Current $i$ is mirrored by current source $i = \text{anything}$.
Sketch DP plot in the correct boxes below. Please label axes with correct units.

Part (b)  

Part (c)  

Note: Label your axis!
PROBLEM 4 [15 points]

(a) Find all operating point(s) of the tunnel diode with \( R = 2K \).

(b) Find all values of \( R \) for which the circuit has only one operating point.

---

### (a)

From KVL,

\[ V = 30 - \lambda R \]

\[ \lambda = 15 - \frac{V}{2} \]

**Load line.**

---

### (b)

You can estimate by watching at it or write out equations for line segments and find the solutions for load line and segment (1), segment (2), and segment (3).

**Equation for (1):**

\[ x = \frac{1}{2} \]

**Equation for (2):**

\[ (y-20) = -3(x-10) \]

\[ x = 0, y = 10 \]

**Equation for (3):**

\[ (y-5) = \frac{2}{3}(x-15) \]

Solve equations for (1) and load line: \( (V, \lambda) = (6, 12) \)

For (2) and load line: \( (14, 8) \)

For (3) and load line: \( (\frac{100}{7}, \frac{45}{7}) \)

Only have solution when load line have slope larger than (iii), and slope smaller than (i).

\[ \lambda = \frac{1}{R} > \frac{1}{3K} \quad R \geq 3K, \quad \lambda = \frac{1}{R} < \frac{1}{1K} \quad R < 1K. \]

---

**Operating point(s) of the tunnel diode (R = 2K):**

\( (6V, 12mA), (14V, 8mA), (\frac{120}{7}V, \frac{45}{7}mA) \)

**Values of R for only one operating point:**

\( R \geq 3K \)

\( R < 1K \).
PROBLEM 5 [25 points]

(a) Apply load line analysis to find and sketch the $v_o$ vs. $v_i$ transfer characteristic (TC) plot of the following clipping circuit. The $v_i$ vs $i$ characteristic of the nonlinear resistor is given.

(b) If $v_i(t)$ is $30\sin(t)$ volts, sketch $v_o(t)$.

Sketch plots in the boxes below. Please label axes with correct units.

For $v_i < 10$, $v_{out} = -10$
For $-10 \leq v_i \leq 10$, $v_{out} = v_i$
For $v_i > 10$, $v_{out} = 10$
PROBLEM 6 [10 points]

Consider the Shannon circuit game driven by a current source $I$ (refer to next page for the figure).

Circle the following subsets of branch currents which form a cut set.

$S_1 = \{i_1, i_2, i_4, i_5, i_6, i_9, i_{11}, i_{13}\}$

$S_2 = \{i_4, i_5, i_9, i_{13}, i_{14}\}$

$S_3 = \{i_1, i_4, i_7, i_{10}, i_{12}\}$

$S_4 = \{i_2, i_8, i_{10}, i_{11}, i_{12}, i_{13}\}$

The conditions for a set of branches to be a cut-set are:

a) Removal of all the branches of the cut set results in an unconnected digraph, which means the resulting digraph is no longer connected.

b) Removal of all but any one branch of the subset leaves the digraph connected. This implies that if any branch in the subset is left intact, the digraph remains connected.

First, turn the circuit diagram into a digraph.
Let's try $S_2 = \{e_1, e_5, e_6, e_3, e_4\}$
- remove all the branches from the subset

Then try putting one of the branches back in.

digraph is disconnected $\checkmark$

Note: you have to check to see that placing any of the other branches also connects the graph.

$S_2$ is a cutset.

Let's try $S_1 = \{e_1, e_2, e_4, e_5, e_6, e_1, e_{11}, e_{13}, e_3\}$

digraph is disconnected $\checkmark$

They put this back in

digraph is still disconnected $\times$

$S_1$ is NOT a cutset.

Follow a similar approach for $S_3$ and $S_4$.