Quest-clobber question: Q3

When you see SHOW YOUR WORK, that means a correct answer without work will receive NO CREDIT, and your work needs to show how you were led to the answer you reached. If you find that there are multiple correct answers to a “select ONE” question, please choose just one of them.
This page has been intentionally left blank
**Q1) Float, float on...** (7 pts = 2 + 3 + 2)

You notice that floats can generally represent much larger numbers than integers, and decide to make a modified RISC instruction format in which all immediates for jump instructions are treated as 12-bit floating point numbers with a mantissa of 7 bits and with a standard exponent bias of 7. *Hint: Refer to reference sheet for the floating point formula if you’ve forgotten it…the same ideas hold even though this is only a 12-bit float…*

a) To jump the farthest, you set the float to be the most positive (not $\infty$) integer representable. *What are those 12 bits (in hex)?*

b) What is the value of that float (in decimal)?

c) Between 0 and (b)’s answer (inclusive), how many integers are not representable?

| 0x |

**SHOW YOUR WORK FOR PARTS (a,b,c) HERE**

---

**Q2) CALL me maybe?** (5 pts)

For each of the following questions, determine what stage of **CALL** the following actions can happen. Select ONE per row.

<table>
<thead>
<tr>
<th>Compiler</th>
<th>Assembler</th>
<th>Linker</th>
<th>Loader</th>
</tr>
</thead>
<tbody>
<tr>
<td>a) The imm in <code>jal LABEL</code> gets replaced with its <em>final value</em>. Note that LABEL lives in a different file than the <code>jal LABEL</code> instruction.</td>
<td>○</td>
<td>○</td>
<td>○</td>
</tr>
<tr>
<td>b) Pseudoinstructions are removed</td>
<td>○</td>
<td>○</td>
<td>○</td>
</tr>
<tr>
<td>c) Outputs assembly language code</td>
<td>○</td>
<td>○</td>
<td>○</td>
</tr>
<tr>
<td>d) The symbol table is read by</td>
<td>○</td>
<td>○</td>
<td>○</td>
</tr>
<tr>
<td>e) Copies arguments passed to the program onto the stack</td>
<td>○</td>
<td>○</td>
<td>○</td>
</tr>
</tbody>
</table>
Q3) I thought I needed to do a 2s but it was really just a sign-mag?! (20 pts = 7*2 + 6)

You recover an array of critical 32-bit data from a time capsule and find it was encoded in sign-magnitude! Write the `ConvertTo2sArray` function in C that converts all the data to 2s complement. You are told that `0x00000000` was never used to record any actual data, and is the array terminator (just as you do for strings). `ConvertTo2s` does the actual conversion for each number. Select ONE per letter; for `<h>` fill in the blank.

```c
void ConvertTo2sArray( <a> A ) {
    while ( <b> ) {
        if ( <c> )
            ConvertTo2s( <d> );
        <e> ;
    }
}

void ConvertTo2s( <f> B ) {
    <g> = <h> ;
}
```

<table>
<thead>
<tr>
<th></th>
<th><code>int32_t</code></th>
<th><code>int32_t *</code></th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;a&gt;</td>
<td>○</td>
<td>○</td>
</tr>
<tr>
<td>&lt;b&gt;</td>
<td>○ true</td>
<td>○ false</td>
</tr>
<tr>
<td>&lt;c&gt;</td>
<td>○ A &lt; 0</td>
<td>○ *A &lt; 0</td>
</tr>
<tr>
<td>&lt;d&gt;</td>
<td>○ A &gt; 0</td>
<td>○ *A &gt; 0</td>
</tr>
<tr>
<td>&lt;e&gt;</td>
<td>○ A &lt;= 0</td>
<td>○ *A &lt;= 0</td>
</tr>
<tr>
<td>&lt;f&gt;</td>
<td>○ A &gt;= 0</td>
<td>○ *A &gt;= 0</td>
</tr>
<tr>
<td>&lt;g&gt;</td>
<td>○ &amp;A</td>
<td>○ A</td>
</tr>
<tr>
<td>&lt;h&gt;</td>
<td>○ A = A + 1</td>
<td>○ *A = *A + 1</td>
</tr>
<tr>
<td>&lt;i&gt;</td>
<td>○ &amp;B</td>
<td>○ B</td>
</tr>
</tbody>
</table>

**SHOW YOUR WORK FOR PART (h) HERE**
Q4) Inoltsesq V-CSIR taerg a s’rePH (20 pts = 12 + 4 + 4)

a) Below you will find the standard definition for a linked-list node. The recursive C code below reverses a linked list with at least one node. (For the initial call, the head of the list would be the first parameter, and the second parameter would be NULL) Your project partner translated this to nice RISC-V 32-bit code which honors the RISC-V calling conventions. Unfortunately, you spilled boba on it rendering it much of unreadable, and now you need to reconstruct it. Our solution used every line, but if you need more lines, just write them to the right of the line they’re supposed to go after and put semicolons between them (like you would do in the C language). **Don’t waste time trying to understand the algorithm** for reverse, just compile it line-by-line.

```c
struct node_struct {
    int32_t value;
    struct node_struct *next;
};
typedef struct node_struct Node;

Node *reverse(Node *node, Node *prev) { // Requires: node != NULL
    Node *second = node->next;
    node->next  = prev;
    if (second == NULL) { return node; }
    return reverse(second, node);  }
```

```
struct node_struct {
    int32_t value;
    struct node_struct *next;
};
typedef struct node_struct Node;

Node *reverse(Node *node, Node *prev) { // Requires: node != NULL
    Node *second = node->next;
    node->next  = prev;
    if (second == NULL) { return node; }
    return reverse(second, node);  }
```

**reverse:**

1. `lw t0, _____________`  // Node *second = node->next;
2. `___________`  // node->next = prev
3. `beq x0, t0, returnnode`  // if (second == NULL) { return node; }
4. `___________`
5. `addi sp, sp, -4`
6. `jal ra reverse`  // return reverse(second, node);
7. `___________`
8. `___________`

**returnnode:**

`___________`

Now assume all blanks above contain a single instruction (no more, no less).

b) The address of `reverse` is 0x12345678.

   What is the hex value for the machine code of `beq x0, t0, returnnode`? \(0x\) _____________

c) The user adds a library and this time the address of `reverse` is 0x76543210.

   What is the hex value for the machine code of `beq x0, t0, returnnode`? \(0x\) _____________

**SHOW YOUR WORK FOR PART (b,c) HERE**
Q5) *What kind of Algebra do ghosts like? Boooooolean Algebra!* (20 pts = 7 + 7 + 6)
Write an FSM that takes in an n-bit binary number (starting with the MSB, ending with the LSB) and performs a **logical right shift by 2** on the input. E.g., if our input is `0b01100`, then our FSM should output `0b00011`.

<table>
<thead>
<tr>
<th>Input (MSB → LSB)</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

a) Fill in the following FSM with the correct transitions and outputs. Format state changes as (input / output); we’ve done two for you. This is the **minimum** number of states; you may not add any more.
b) Draw the **FULLY SIMPLIFIED** (fewest number of primitive gates) circuit for the equation below. You may use the following primitive gates: AND, NAND, OR, NOR, XOR, XNOR, and NOT.

SHOW YOUR WORK FOR PART (b) BELOW

\[ out = (A + \overline{BB}) + (B + \overline{A})(A + BC) \]

\[ A \]
\[ B \]
\[ C \]
\[ out \]

\[ \text{Input} \]
\[ \text{clk} \]
\[ \text{clk} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]
\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]

\[ \text{D} \]
\[ \text{Q} \]
\[ \text{WE} \]
\[ \text{R} \]
You add a new R-Type signed compare instruction called `comp`, into the RISC-V single-cycle datapath, to compare \( R[rs1] \) and \( R[rs2] \) and set \( R[rd] \) appropriately. The RTL for it is shown on the right.

\[ \text{comp } rd, rs1, rs2 \]

\[
\begin{align*}
\text{if } R[rs1] > R[rs2]: & \quad R[rd] = 1 \\
\text{elif } R[rs1] == R[rs2]: & \quad R[rd] = 0 \\
\text{else: do nothing}
\end{align*}
\]

a) You want to change the datapath to make this work. You start by adding two more inputs (0x00000000 and 0x00000001) to the rightmost WBSel MUX. What else is required to make this instruction work?

- True  False Modify Branch Comp
- True  False Modify Imm. Gen.
- True  False Modify the ALU and ALUSel1 control signals
- True  False Modify the control logic for RegWEn
- True  False Modify the control logic for MemWEn

b) You realize you can also implement this with NO changes to the datapath! From this point until the end of the page, let’s assume that’s what we’re going to do. Fill in the control signals for it. We did the first one, COMP, which is a new boolean variable within the control logic that is only set to 1 when we have a `comp` instruction.

<table>
<thead>
<tr>
<th>COMP</th>
<th>PCSel</th>
<th>BrUn</th>
<th>BSel</th>
<th>ASel</th>
<th>ALUSel</th>
<th>MemRW</th>
<th>WBSel</th>
</tr>
</thead>
<tbody>
<tr>
<td>comp x1, x2, x3</td>
<td>⚫ 1</td>
<td>○ ALU</td>
<td>○ 1</td>
<td>○ 1</td>
<td>○ 1</td>
<td>○ ADD</td>
<td>○ Read</td>
</tr>
<tr>
<td></td>
<td>○ 0</td>
<td>○ PC+4</td>
<td>○ 0</td>
<td>○ 0</td>
<td>○ 0</td>
<td>○ SUB</td>
<td>○ Write</td>
</tr>
<tr>
<td></td>
<td>○ 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>○ OTHER</td>
<td>○ Write</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>○ PC+4</td>
<td>○ ALU</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>○ MEM</td>
<td></td>
</tr>
</tbody>
</table>

c) The control signal RegWEn can be represented by the Boolean expression “add+addi+sub+...” (where add is only 1 for add instructions, addi is only 1 for addi instructions, etc.). What new boolean expression should we add (i.e., Boolean logic “or”) to the original RegWEn expression to handle the `comp` instruction? Select ONE.

- COMP  COMP*BrLT  COMP*BrEq  COMP!*BrLT  COMP!*BrEq
- COMP*(!BrLT+!BrEq)  COMP*(BrLT+!BrEq)  COMP*(!BrLT+BrEq)  COMP*(BrLT+BrEq)

d) Select all of the stages of the datapath this instruction will use. Select all that apply.

- Instruction fetch (IF)  Instruction decode (ID)  Execute (EX)  Memory (MEM)  Writeback (WB)