EE143 Microfabrication Technology Spring 2012 Prof. J. Bokor

Midterm Exam 2

Name:	Solutions
Signature:	
SID:	

CLOSED BOOK. ONE 8 1/2" X 11" SHEET OF NOTES, AND SCIENTIFIC POCKET CALCULATOR PERMITTED. MAKE SURE THE EXAM PAPER HAS 10 PAGES. DO ALL WORK ON THE EXAM PAGES. USE THE BACK OF PAGES IF NECESSARY.


TIME ALLOTTED: 80 MINUTES

Fundamental constants you might need:

Boltzmann's constant, $k=1.38 \times 10^{-23} \, \text{J/K}$ Permittivity of free space, $\epsilon_o=8.85 \times 10^{-12} \, \text{F/m}$ Permeability of free space, $\mu_o=1.26 \times 10^{-6} \, \text{H/m}$ Speed of light in vacuum, $c=2.998 \times 10^8 \, \text{m/s}$ Electron charge, $e=1.6 \times 10^{-19} \, \text{C}$ Free electron mass, $m_o=9.1 \times 10^{-31} \, \text{kg}$ Electron volt, $1 \, \text{eV} = 1.6 \times 10^{-19} \, \text{J}$ Thermal voltage, $kT/q=0.0258 \, V$ (at 300K) Relative dielectric constant of silicon, $K_s=11.8$ Relative dielectric constant of silicon dioxide, $K_o=3.9$ Effective masses in silicon at 300K. Electrons: $m_n*=1.18 \, m_o$; Holes: $m_p*=0.81 \, m_o$ Silicon band gap at 300K, $E_g=1.12 \, \text{eV}$ Silicon intrinsic carrier concentration at 300K, $n_i=10^{10} \, \text{cm}^{-3}$ Avogadro's number, $N_A=6.02 \times 10^{23}$

1. Thermal oxidation (25 points)

a. The following structure is subjected to a steam oxidation step at 1000°C for 3 hours. Sketch a roughly proportional cross-section after this oxidation step in the same figure. Label all regions and important thicknesses. Use the attached oxidation chart to generate numerical values of the different oxide thickness. (15 points)



Region I

0.5 Am initial oxide thickness corresponds to 1.5 hrs at
1000C. Total oxidation time is then 4.5 hrs which gives
1 um total thickness. Additional oxide thickness is
0.5 Am. Si consumption is 0.46 x 0.5 Am = 0.23 Am

Region II

3 hrs at 1000C gives 0.8 Mm. Si consomed is
0.46 x 0.8 Mm = 0.37 Mm

Region III

Region under the Si3N4 in the gap. Oxidation

proceeds until oxide reaches the Si3N4, then

Stops. So total oxide thickness is X,

where

(1-0.46) X = 0.1 um > X = 0.1

2 = 0.185 um

b. In general (not referring to the part a) will the following increase (①), decrease (①), or not affect (-) the silicon thermal oxidation rate? [4 pts]

	result
decreasing the furnace temperature	¥
using silicon on insulator (SOI) substrate with a thin (20 nm) top Si layer (crystalline)	-
using wet oxidation instead of dry oxidation	1
adding 2% by volume HCl to the dry gaseous input	1
Switching from a (100) to a (111) oriented silicon wafer	1
using a poly-Si substrate	1
doping the substrate heavily with phosphorous	1
relocating your non-pressurized furnace to the top of Mt. McKinley	1


c. List the three main kinetic steps of the oxidation process. [3 pts]

1. Gas diffusion through gas stagment layer 2. Solid state diffusion 3. 5; Oz formation

d. For short oxidation times on a bare wafer, which of the above step(s) do you think will be the rate limiting step(s)? Briefly explain. [3 pts]

SiOz formation. For short fines oxide is thin so solid state diffusion not important for short times gas diffusion is also not important. 2. Deposition (25 points)

a. Qualitatively plot the deposition rate as a function of 1/temperature for CVD. Label each regime on the curve in terms of the rate limiting step that applies in that regime. (10 points)



b. Suppose we maintain all CVD conditions the same except the gas flow velocity is reduced. Sketch a new deposition rate curve versus 1/T in the above figure. [No credit will be given without a brief explanation] (7 points)

wass fransport reduced. Furface reaction rate 5 and.

c. A postdeposition anneal called a densification step is often used to reduce the etch rate of CVD SiO₂. This step is typically run at 900-1000 C. The step is not normally done for PECVD films, although they would benefit from the anneal. Explain briefly why the process is not done for these films. (3 points)

PECUD is used for low temperature steps on substrates that cannot tolerate high temperatures

d. List two major advantages of using chemical vapor deposition versus physical vapor deposition for thin films. (2 points)

· Better step coverage (more conformal)
. Better Uniformity

e. List three major advantages of using sputter deposition versus evaporation deposition for thin films. (3 points)

· better composition control for alloy films · better uniformity · better step coverage · ability to sputter etch clean substrate befor deposition 3. Doping (25 points)


An ion implantation step (dose= 10^{14} cm-2, R_p =0.0226 μ m, ΔR_p =0.0102 μ m) implants Arsenic (As) into a p-type semiconductor material with uniformly doped boron (B) background concentration of 10^{16} cm⁻³. The total thickness of this Si wafer is 300 μ m.

a. Find the peak As concentration, N_p (5 pts)

$$N_{p} = \frac{Q}{\Delta R_{p} \sqrt{2\pi}} = \frac{10^{14}}{0.0102 \times 10^{-4} \times \sqrt{2\pi}}$$
$$= 3.9 \times 10^{19} \text{ cm}^{-3}$$


b. Find the junction depth(s) right after the implantation (5 pts)

- c. Draw the As and B concentration profiles. Clearly indicate and label the projected range, peak concentration, and the junction location. Assume an ideal Gaussian profile. (8 pts)
- d. Sketch the As and B profiles of the sample after thermal annealing, ignoring TED but including the electric field enhanced diffusion. Label the direction of the e-field as well. (7pts)



4. EE 143 Lab (7 points)

Label the lettered parts of the EE143 lab MOSFET cross section schematic below (not scaled). Select from the list of possible options given. A given option could be used more than once.



- (a) Fox
- (b) lox
- (c) N+ Si (d) IOX
- (e) n+ poly Si
- (f) G

Options

n+Si

p+Si

intrinsic Si

n+ polySi

p+ polySi

intrinsic polySi

field oxide (FOX)

gate oxide (GOX)

intermediate oxide (IOX)

silicon nitride

silicon oxy-nitride

photoresist (PR)

Au


Spin-on-glass (SOG)

Aluminum (Al)


Phosphosilicate glass (PSG)

5. Contacts and Sheet Resistance (18 points)

a. We start with a substrate with a phosphorous background concentration of 1 x 10¹⁶/cm³. After a solid-source boron pre-deposition for 30 minutes at 900°C, and 2.25 hour drive-in anneal at 1060°C, the wafer has a surface concentration of 1.1 x 10¹⁸/cm³. Using the plots below, calculate the approximate sheet resistance of the wafer. (9 points)



b. The figure below is of a 200nm-thick gold interconnect. If the resistivity of gold is $2.44 \times 10^{-8} \Omega^* \text{m}$, what is the resistance between points A and B? (9 points)



Sheet resistance
$$R_s = f/t = 0.122J2/D$$

Gregular squares

Grosse = $G \times 0.56 = 3.36$ equivalent

12.36 equivalent squares $\times 0.122$

= 1.5 J2