## EE143 Microfabrication Technology Midterm Exam 1

Name: Solutions

Signature: $\qquad$

## SID:

$\qquad$

CLOSED BOOK. ONE $81 / 2 "$ X 11 " SHEET OF NOTES, AND SCIENTIFIC POCKET CALCULATOR PERMITTED.

TIME ALLOTTED: 80 MINUTES

1. Lithography
a. Give three of the important performance parameters that determine the usefulness of a photoresist.
Any of the following:
2. sensitivity
3. resolution
4. etch resistance
5. contrast
$5_{6}$ edge slope
6. resist type (positive or negative)
b. Why is contact printing unsuitable for high-volume manufacturing of complex integrated circuits?

- resist sticking causes defects
- resolution is limited to $>1 \mu \mathrm{~m}$
c. What is the purpose of the postexposure bake for chemically amplified photoresist?
activate the photo acid generator and the catalytic reaction of photoacid to deprotect the resist.
d. Give two advantages of projection lithography over proximity printing
- Higher resolution
- Reducfia inuging allows lagger mask
features

2. Safety
a. Why do you add acid to water as opposed to adding water to acid when preparing a diluted acid solution?
Comeartroted acid diluting with wafer is
exothermic. The

spit and bubble.
Adding acid to water dives acid ad slowly luicreases concentrator. Acid sinks causing heat to dissipate in bulk of water.
b. While etching a wafer in piranha solution, you accidentally pick up a beaker of the solution. It is hot! You drop the beaker, it splashes the solution on your lab coat, which soaks through and you feel a burning sensation on the skin of your chest. What do you do? Answer specifically and fully to get full credit.

$$
\begin{aligned}
& \text { strip off clothes, } \\
& \text { wash off in safety slow e for } 15 \text { mine. }
\end{aligned}
$$

3. Lab related

So far, you have finished gate oxidation step. The ideal lab process flow is the following:

Week 2: Field Oxidation - 5200 A


Week 3: Active Area Photolithogra


Week 4: Gate Oxidation - 800 A

a. Draw more realistic cross section pictures for week 3 and week 4.

b. What is the function of gate oxide and field oxide? What oxidation methods are used for them? Why?

$$
\begin{aligned}
& \text { gate oxide is insolutor for MOSF ET } \\
& \text { Day quilataict slow, more tolled, higher quality } \\
& \text { field oxide isolates adjacent trusito vs } \\
& \text { ref oxidafor: faster growth }
\end{aligned}
$$

c. The channel doping concentration ( $\mathrm{p}-\mathrm{Si}$ doping concentration) is a critical parameter for MOSFETs. This parameter usually changes after high-temperature steps due to dopants diffusion. In week 4, the whole wafer is covered with either field oxide or gate oxide, and thus no electrical measurement can be performed on the wafer. How did you measure the doping concentration in week 4 ?

d. At the end of the active region lithography step, you measured the linewidth under microscope. The linewidth is larger than the design value in the etched region. List three possible reasons that might cause this.

$$
\begin{aligned}
& \text { 1. Over expasore } \\
& \text { 2. over development } \\
& \text { 3. over etch }
\end{aligned}
$$

4. Etching
a. A poly-Si line is patterned on top of a $\mathrm{SiO}_{2}$ substrate. We will release it from the oxide substrate to form a cantilever beam by etching the oxide underneath with buffered HF solution. The etching recipe has a vertical etching rate of 0.5 micron/minute and the degree of anisotropy is 0 (i.e. completely isotropic). Sketch the cross sections of the oxide after HF etching times $=1 \mathrm{~min}, 2 \mathrm{~min}$, and 4 min .


SiO 2 substrate
b. A better way to release the Poly-Si beam is to use an anisotropic RIE process to etch the oxide first to a depth of $1 \mu \mathrm{~m}$. The same buffer HF solution recipe in part (i) is then used to release the poly-Si beam. Sketch the cross sections of the oxide after HF etching times $=1 \mathrm{~min}, 2 \mathrm{~min}$, and 4 min .


SiO 2 substrate
c. Comment on why Method (b) is better than Method (a).

- at release time 2 min method $b$ has a larger gap
- method 6 takes less etch tine to clear a given gap under the deana
d. The following cross-section shows a $4000 \AA$-thick poly-Si deposited over a field oxide of step height of $7000 \AA$ which lies on top of a gate oxide with thickness 300 Ar.



## Given:

Poly etch degree of anisotropy anisotropy $\mathrm{A}_{\mathrm{f}}=1$
Poly-Si thickness variation factor $\delta=0.03$
Poly-Si etch rate variation factor $\varphi \mathrm{f}=0.05$
Mask slope angle $\theta=80^{\circ}$
Mask etch degree of anisotropy $\mathrm{A}_{\mathrm{m}}=1$


Gate Oxide

The worst-case design goal is to control the poly-gate linewidth reduction on the top to less than $0.1 \mu \mathrm{~m}$ (i.e. $\mathrm{W}<0.1 \mu \mathrm{~m}$ ) when the poly-Si is just cleared. [See schematic figure shown above]
Find the required minimum etching selectivity between the poly and mask ( $\mathrm{S}_{\mathrm{fm}}$ ).

$$
\begin{aligned}
& A \equiv \frac{h_{1}}{h_{2}}=\frac{7000}{4000}=1.75 \quad h_{f}=2.4 \mu m \\
& \frac{\omega}{2}=\frac{v_{m 1}}{v_{f}} h_{f} \frac{(1+\delta)(1+\Delta)}{1-\phi_{f}}\left[\cot \theta+\frac{U_{m} f}{y_{m}}\right] \\
& 0.05 \mu m=5 \cdot 0.4 \frac{(1+03)(2.75)}{0.95}[\cot 80+] \\
& 0.05=1.45^{-1} \\
& \\
& 5>\quad 4.2
\end{aligned}
$$

5. Oxidation

A furnace with the following A and B parameters is used for the following oxidation steps.

$$
\begin{aligned}
& \mathrm{B}=0.529 \mathrm{um}^{2} / \mathrm{hr} \\
& \mathrm{~B} / \mathrm{A}=2.90 \mathrm{um} / \mathrm{hr} \\
& \text { Temperature }=1100 \mathrm{C}
\end{aligned}
$$

a. A Si wafer is placed in this furnace for 3 hrs . What is the thickness of the oxide grown? Assume there is no oxide present before the oxidation.

$$
x=\frac{A}{2}\left\{\left[1+\frac{4 B}{\left.\left.T^{2}(t+e)\right]^{1 / 2}-1\right\}}\right.\right.
$$

$$
\begin{gathered}
A=\frac{.529}{2.9}=0.1824 \\
t=3 \quad \pi=0 \\
x=1.172 \mathrm{ltm}
\end{gathered}
$$

b. Half of the wafer (Region 1) is stripped of the oxide grown in the previous step, resulting in a structure shown below. The wafer is then placed back into the furnace with the same growth conditions for 30 mins . What is the resulting oxide thickness in Region 1 and Region 2?

Region 2


$$
\begin{aligned}
& \text { Region 1: } t=0.5 \quad x=0.43 \mu \mathrm{~m} \\
& \text { Region 2: } t=3.5 \quad x=1.27 \mu \mathrm{~m}
\end{aligned}
$$

c. After the oxidation, the oxide is stripped from both regions of the wafer using and HF etch. Sketch the profile that results and calculate the step height.


From lecture
for every um of s i oxidized, $2.17 \mu \mathrm{~m}$ of oxide is grown.
So for $1 \mu \mathrm{~m}$ of oxide, $0.46 \mu \mathrm{~m}$
Silicon is consumed. Region 2: additional $0.1 \mu \mathrm{~m}$ oxide is grown
Region $1 \quad 0.46 \cdot 0.43 \mu \mathrm{~m}=0.198 \mu \mathrm{~m}_{1}$
Region $20.46 \cdot 0.1 \mu \mathrm{~m}=0.046 \mu \mathrm{~m}$
Step is then $0.198-0.046=0.152 \mu \mathrm{~m}$

