## EECS 105 Spring 1998 Final



## 1. CMOS Transconductance Amplifier [35 pt]

1

(a) [3 pts] Find the numerical value of RREF.

(c) [3 pts] Find the numerical values of the DC currents and voltages listed in the table below.

Note that VBIAS is selected such that VOUT = 0V.

<b>M</b> 1	ID1	V
M2	ID2	
M3	ID3	

(d) [4 pts] This three-stage amplifier can be modeled as the cascade below. Find the numerical

value of ROUT, 2. Answers within  $\pm 5\%$  of the correct answer will receive full credit.



(e) [4 pts] Find the numerical value of the output resistance ROUT. Answers within  $\pm 5\%$  of the correct answer will receive full credit.

(f) [5 pts] Find the numerical value of the overall transconductance of the amplifier, *iOUT/vS*, including the effects of RS and RL – the values of which are both 50 k $\Omega$ . ROUT, 2. Answers within ±5% of the correct answer will receive full credit. (g) [5 pts] Find the maximum value of the output current *iOUT*, *max* for which all transistors remain in their constant-current regions. (Note that "maximum" means "most positive" in this case.)

(h) [4 pts] Find the minimum value of the output current *iOUT*, *min* for which all transistors remain in their constant-current regions. (Note that "minimum" means "most negative" in this case.)

1

file:///C|/Documents% 20 and% 20 Settings/Jason% 20 Raft... 105% 20 - % 20 Spring% 201998% 20 - % 20 Howe% 20 - % 20 Final. htm (7 of 25) 1/27/2007 4:32:23 PM - 100 PM - 10

i. [4 pts] On the graph below, sketch *iOUT* versus *vS*. Your plot should incude the limits to *iOUT* that you found in parts (g) and (h). If you couldn't solve these parts, you can assume that *iOUT*, *max* =70  $\mu$  A and *iOUT*, *min* = -100  $\mu$  A

2. Frequency Response of CMOS Transconductance Amplifier



Note that a wiring capacitance CW = 50 fF and a load capacitance CL = 500 fF have Been added to the schematic.

a. [5 pts] Find the open-circuit time constant for the capacitance between node "IN" and ground. Use the Miller theorem to transform any capacitance connected from "IN" to another node into an equivalent capacitance to ground. Answers within ±5% of the correct answer will receive full credit.

(b) [5 pts] Find the open-circuit time constant for the capacitance between node "A" and ground. Use the Miller theorem to transform any capacitance connected from
"A" to another node into an equivalent capacitance to ground. Answers within ±5% of the correct answer will receive full credit.

1

(c) [5 pts] Find the open-circuit time constant for the capacitance between node "B" and ground. Use the Miller theorem to transform any capacitance connected from "B" to another node into an equivalent capacitance to ground. Answers within ±5% of the correct answer will receive full credit.

d. [5 pts.] Find the open-circuit time constant for the capacitance between node "OUT" and ground. Use the Miller theorem to transform any capacitance connected from "OUT" to another node into an equivalent capacitance to ground. Answers within ±5% of the correct answer will receive full credit.

(e) [4 pts] What is the -3 dB frequency  $f_1$  of this amplifier in MHz, according to the open-circuit

time constant approximation? Answers within  $\pm 5\%$  of the correct answer will receive full credit. Note that you need not have done (a), (b), (c), and (d) in order to answer this part

with adequate precision.

e. [6 pts] SPICE simulation shows that the next pole is located at  $f_2 = 50$  MHz. Plot the transfer function IOUT /VS on the graphs below. Note that the units of the gain will be "20 log Siemans". If you couldn't solve part (d), you can assume that  $f_1 = 2$  MHz for this part. Also, if you couldn't solve (f), you can assume that IOUT /VS= 0.5 mS for this part.



1

file:///Cl/Documents%20and%20Settings/Jason%20Raf...05%20-%20Spring%201998%20-%20Howe%20-%20Final.htm (14 of 25)1/27/2007 4:32:23 PM



3. CMOS Digital Gate [20 pts]

a.



[2 pts] What is the logic function implemented by this gate?

(b) [3 pts] Find the widths of NMOS transistors A, B, and C such that the hig-to-low propagation delay tPHL

1

is the same as the slowest tPHL. Given: WAn = WBn = WCn abd all transistors have the same gate length  $L = 2\mu$  m

c. [3 pts.] Find the widths of PMOS transistors A, B, and C such that the worst-case low-to-high propagation delay is equal to the high-to-low propagation delay: tPLH, wc = tPHL. Given: WAn = WBn = WCn abd all transistors have the same gate length L= 2 $\mu$  m.

d. [3 pts] Find the numerical value of CDB for this gate in fF.

1

e. [3 pts.] The aluminum line from the output to the next gate is  $500 \,\mu$  m Iin the length and  $2.5 \,\mu$  m wide. Given that the field oxide under the aluminum is 500 nm in thickness, find the numerical value of the wire capacitance CW.

f. [3 pts.] Find the max fanout of this logic gate, assuming that the ouput is connected to one input of each of the CMOS gates and that the transistors in these "load gates" have dimensions: PMOS: (W/L)= 20/2 and NMOS: (W/L) = 10/2. The propagation delay must be less than 15 ns. If you couldn't get parts (d) and (e), you can assume that CDB=200 fF and that CW = 150 fF

g. [3 pt] Estimate the minimum supply voltage VDD for which the noise margins of this logic gat will be greater than 500mV





Electrostatics [15 pts]

Given: Permittivities  $\varepsilon$  (silicon) = 11.7  $\varepsilon$  0 (silicon, Xd= -750 A= 75 nm)

 $\epsilon$  (oxide) = 3.9  $\epsilon$  0 (silicon dioxide) thickness; t=500A= 50nm

 $\varepsilon$  (silicon nitride) = 7.5  $\varepsilon$  0 (silicon nitride) thickness; t=50nm

a. [4pts] Find the numerical value of the electric field E(x=0+), which is just inside the silicon.

b. [3 pts] Find the numerical value of the electric field E(x=0-), which is just inside the silicon dioxide. If you couldn't solve (a), assume E(x=0+)=50kV/cm.

1

c. [4 pts] Find the numerical value of the potential drop across the oxide/nitride sandwich. You can make the

same assumption as in (b) as a default.

1

(d) [4 pts] Finf the numerical value of the capacitance Cgb for the MOS capacitor biased as shown in the figure.

## Posted by HKN (Electrical Engineering and Computer Science Honor Society) University of California at Berkeley

If you have any questions about these online exams please contact mailto:examfile@hkn.eecs.berkeley.edu