

University of California College of Engineering Department of Electrical Engineering and Computer Science

J. M. Rabaey

511 Cory Hall

TuTh3:30-5pm e141@ eecs

EECS 141: SPRING 97 —MIDTERM 1

For all problems, you can assume	the following	transistor	parameters:
NMOS:			

$$V_{Tn} = 0.75 V, \, k'_n = 20 \; \mu A/V^2, \, \lambda = 0, \gamma = 0.5 \; V^{1/2}, \, 2\Phi_F = \text{-}0.6 V$$


PMOS:

$$V_{Tp} = \text{-0.75V, k'}_p = 7~\mu\text{A/V}^2,~\lambda = 0,~\gamma = 0.5~V^{1/2},~2\Phi_F = \text{-0.6V}$$

NAME	Last	First	
		.	1
GRAD/UNI	DERGRAD		
			Decklers 1
			Problem 1:
			Problem 2:

Problem 1: Static and dynamic analysis

Consider the following logic circuit:



a. Assume that $V_{out}(t=0)=0$ V. Determine V_{out} (t = ∞) when V_{in} is raised from 0 V to V_{DD} at t=0. Assume $V_{DD}=3$ V. You may assume that $L=L_{eff}$, or that the lateral diffusion can be ignored in this problem.

 $V_{out}(t=\infty)$:

b. Determine t_{pLH} at V_{out} . Assume an ideal step at the input. The external load capacitance C_L can be assumed to be large and equals 10 pF.

 $t_{pLH} =$


	is stored on C _L at the end of the low-to-high transition. How in the MOS transistor? How much was delivered by the inpu
	esults; Do not take the equations in the book for granted
$E(C_L) =$	
E(MOS) =	
$E(MOS) =$ $E(V_{in}) =$	
	s replaced by a PMOS device of the same size with its gat ne the impact on the following design parameters, and give
	EXPLAIN:
V_{out} (t = ∞):	
Larger	
Equal	
☐ Smaller	
t_{pLH} :	
Larger	
Equal	
☐ Smaller	

 $E(V_{in})$:

☐ Larger
☐ Equal
☐ Smaller

e. Describe in a couple of sentences how you would decrease the delay of this gate. Is there an absolute lower limit on the delay, and if yes explain why and give an approximate value of this delay.:
How would you reduce the delay?
Absolute minimum delay? Why?
Approximate value of minimum delay

PROBLEM 2: MOS Capacitances



Consider the following simple circuit (implemented in the 1.2 μ m CMOS technology). Assume $V_{DD}=3$ V and use the following transistor parameters: $C_{ox}=1.75$ fF/ μ m², x_j (lateral diffusion) = 0.15 μ m, $C_{j0}=3.0\times10^{-4}$ F/m², $m_j=0.5$, $C_{jsw}=8.0\times10^{-10}$ F/m, $m_{jsw}=0.5$.

Assume that V_G is initially at 0 V. We want the compute the time it will take to raise V_G to V_{DD} . To do so, we will lump the device parasitic capacitances into a single lumped

capacitance. This capacitance is a function of the operation region of the device.

a. Determine the operation regions the MOS transistor is traversing during the transient (for V_G going from 0 to V_{DD}).

Region 1:

Region 2:

Region 3:

•••

b. Determine the (average) lumped capacitance seen at the gate of the MOS transistor in each of these regions.

 C_{σ} (region 1):

 C_{σ} (region 2):

 C_{σ} (region 3):

t(0'V _{DD}):		

c Determine the total time it will take for V_G to go from 0 V to V_{DD} (for I_{in} = 100 μ A),