Professor: JM Rabaey

## EECS 141: Fall 95 - Midterm 2

For all problems, you can assume the following transistor parameters:

NMOS:
$\mathrm{V}_{\mathrm{Tn}}=.75 \mathrm{~V}, \mathrm{k}_{\mathrm{n}}=\mu \mathrm{A} / \mathrm{V}^{2}, \lambda=0, \gamma=.5 \mathrm{~V}^{1 / 2}, 2 \Phi_{\mathrm{F}}=-0.6 \mathrm{~V}$

PMOS:
$\mathrm{V}_{\mathrm{Tp}}=.75 \mathrm{~V}, \mathrm{k}_{\mathrm{p}}=\mu \mathrm{A} / \mathrm{V}^{2}, \lambda=0, \gamma=.5 \mathrm{~V}^{1 / 2}, 2 \Phi_{\mathrm{F}}=-0.6 \mathrm{~V}$

Bipolar NPN:
$\beta_{\mathrm{F}}=100, I_{\mathrm{S}}=1 . \mathrm{E}-17 \mathrm{~A}, \phi_{\mathrm{T}}=26 \mathrm{mV}, \mathrm{V}_{\mathrm{BE}(\text { on })}=0.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{BE}(\text { sat })}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CE}(\text { sat })}=0.1 \mathrm{~V}$

For all problems, you may assume that the transistor lengths indicated are the effective lengths ( $\mathrm{L}_{\mathrm{eff}}$ ) or, equivalently, that $\mathrm{LD}=0$.

## Problem 1: Dynamic CMOS

In a recent ee141 project, I encountered the following ingenious dynamic circuit. It claimed to be solving the dynamic cascading problem without needing extra clocks or inverters. For your analysis you may assume that every node in the network represents a 10 fF capacitance, Each output signal (Outl and Out 2 ) is loaded with an extra 10 fF wiring capacitance. All transistors are minimum size ( $3 / 2$ for NMOS and $9 / 2$ for PMOS).

a. Determine the intended logic function of the gate.

$$
\mathrm{F}=\text { ? }
$$

b. Does this approach indeed solve the cascading problem? Explain your answer.
c. The circuit has two very important problems (besides the potential problem discussed in part b.). Define each problem, quantify it precisely (e.g., if you determine that the power consumption is too high, determine the value of the consumption), and propose a solution for the problem.

## Problem 2: BiCMOS

The gate below has the advantage of being simple and reduces the number of bipolar transistors needed.


## FIG. 2 : BiCMOS Gate

Determine the size of transistor $\mathrm{M}_{2}$ such that the gate displays similar values for $\mathrm{t}_{\mathrm{pLH}}$ and $\mathrm{t}_{\mathrm{pLH}}$. You may assume that the load capacitance is huge and dominates the performance. The bipolar transistor is minimum size, while the size of $\mathrm{M}_{1}$ equals $(\mathrm{W} / \mathrm{L})_{1}$. You may assume that the output swings from rail to rail. You may also assume that the MOS transistors stay in saturation during the transients. Solve symbolically - and do NOT fill in any numbers.
$(\mathrm{W} / \mathrm{L})_{\mathrm{M} 2}=$ ?

## Problem 3: Merged CMOS/Bipolar current switch logic

Consider the following circuit.


FIG. 3 : BiCMOS Gate
a. Determine $\mathrm{V}_{\mathrm{OH}}\left(\mathrm{V}_{\mathrm{in}}=5 \mathrm{~V}\right)$ and $\mathrm{V}_{\mathrm{OL}}\left(\mathrm{V}_{\mathrm{in}}=0 \mathrm{~V}\right)$.
$\mathrm{V}_{\mathrm{OH}}=$ ?
$\mathrm{V}_{\mathrm{OL}}=$ ?
b. Determine the $(\mathrm{W} / \mathrm{L})$ of $\mathrm{M}_{1}$ so that the output is precisely centered in the middle [ $\mathrm{V}_{\text {out }}$ = (inverse of $\left.\mathrm{V}_{\text {out }}\right)$ ] for $\mathrm{V}_{\mathrm{in}}=3 \mathrm{~V}$. BE PRECISE.
$\mathrm{V}_{\mathrm{in}}=$ ?
c. Give one example to illustrate why or where this gate could be useful.

## Problem 4: Logic functionality

Determine the logic functions $x$ and $y$, implemented by the circuit below. Explain the function of the circuitry in the box on the left.

## in


$\mathrm{x}=$ ?

Circuit in box on the left is needed for (pick one):
providing reference voltages
temperature compensation
level shifting
noise suppression

Posted by HKN (Electrical Engineering and Computer Science Honor Society)

University of California at Berkeley

If you have any questions about these online exams
please contact examfile@hkn.eecs.berkeley.edu.

