
EECS 141, Spring 1999 Midterm 1 Professor Neureuther


I. Static Analysis

1a) (20 pts) Set up an equation for Vout and solve for Vout to an accuracy of 0.2 volts when Va = 3V and Vb = 5V.



1b) (20 pts) Find the minimum value of (W/L)p such that when Va = 5V and Vb = 0V, the output voltage (including the 100 uA current) will be less than or equal to 1.5V. Note that both Va and Vb have changed from part a.

II. Transient Analysis of CMOS



 $Rpmos = 30 \ kohms / (W/L)p$

Rnmos = 10 kohms / (W/L)n


For each source or drain

Cdbp = 1.0 fF x (W/L)p

Cdbn = 1.5 fF x (W/L)n

- 2a) (15 pts) Assuming the only capacitance present is Cl, find the worst case propagation delay.
- **2b**) (15 pts) Using the Cdbp and Cdbn values given above and the (W/L) sizes shown, find the total internal capacitance which has the possibility of changing voltage.
- **2c**) (10 pts) Find the worst case propagation delay when both Cl and the Cdb internal capacitances are present.

III. CCMOS and Standard Cells




3a) (15 pts) Sketch the circuit and find the logic function of the standard cells STICK Diagram.

3b) (15 pts) Design a standard cells STICKS diagram for F(bar) = abc + de + f

IV. Pass Transistor and Body Effect

4a) (15 pts) Find the logic function generated by the circuit below and explain how F is well defined for all possible 8 input combinations.



4b) (15 pts) List 5 reasons why t_phl and t_plh can be unequal.

Posted by HKN (Electrical Engineering and Computer Science Honor Society)
University of California at Berkeley
If you have any questions about these online exams
please contact mailto:examfile@hkn.eecs.berkeley.edu