Your name __________________________________________

login cs61c—_____

This exam is worth 60 points, or 30% of your total course grade. The exam contains eight substantive questions, plus the following:

Question 0 (1 point): Fill out this front page correctly and put your name and login correctly at the top of each of the following pages.

This booklet contains xx numbered pages including the cover page, plus a copy of the back inside cover of Patterson & Henessey. Put all answers on these pages, please; don’t hand in stray pieces of paper. This is a closed book exam, calculators are allowed.

When writing procedures, write straightforward code. Do not try to make your program slightly more efficient at the cost of making it impossible to read and understand. You do not need to include error checks.

If you find one question especially difficult, leave it for later; start with the ones you find easier. We will use round to even as our rounding mode to round all fractional points to integer values.

READ AND SIGN THIS:

I certify that my answers to this exam are all my own work, and that I have not discussed the exam questions or answers with anyone prior to taking this exam.

If I am taking this exam early, I certify that I will not discuss this exam until everyone has completed the exam at the normal time.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>/1</td>
</tr>
<tr>
<td>1</td>
<td>/8</td>
</tr>
<tr>
<td>2</td>
<td>/8</td>
</tr>
<tr>
<td>3</td>
<td>/8</td>
</tr>
<tr>
<td>4</td>
<td>/8</td>
</tr>
<tr>
<td>5</td>
<td>/9</td>
</tr>
<tr>
<td>6</td>
<td>/9</td>
</tr>
<tr>
<td>7</td>
<td>/9</td>
</tr>
<tr>
<td>total</td>
<td>/60</td>
</tr>
</tbody>
</table>
Question 1, Vocabulary and TLAs (8 points):

(1 point): What does the MEM stage of the 5 stage pipeline do?

(1 point): What is a packet?

(1 point): Where is Nick Weaver’s Office?

(2 point): What part of the 5 stage pipeline performs address calculations?

(1 point): What is a branch delay slot?

(2 point): What does the TLB do?

(.1 point): What does TLA mean?
Question 2 (8 points) review:

(2 points): Add the following 8 bit, sign/magnitude numbers.

\[
\begin{array}{c}
10001101 \\
+01010000 \\
\hline
10001011
\end{array}
\quad
\begin{array}{c}
10001111 \\
+10010111 \\
\hline
10001011
\end{array}
\]

(2 point): Write out the hexadecimal representation of the double precision IEEE floating number of the largest number of finite magnitude. (IEEE double has an 11 bit exponent with a bias of 1023)

(1 point): True or false: A logical right shift of \( N \) is equivalent to division by \( 2^N \) for an unsigned number.

(1 point): What is the hexadecimal representation of the number 42?

(2 point): Which registers are not saved across function calls?
Question 3, structures, arrays, pointers (8 points):

Consider the following declaration and function:

```c
struct bar{
    struct bar *next;
    int i;
    void (*fn)(struct bar *);
    char c[4];
};

struct bar *b; int i;
```

Assume that i is in $s0$ and that b is in $s1$. You can use temporary registers, but not saved registers. Translate the following C expressions into MIPS assembly.

```mips
1. b = b->next;

2. b->c[i] = b->c[b->i];

3. b->next = b[i].next->next;

4. (b[i].fn)(b);
```
Question 4, Caches 1 (8 points):

(2 point): A 32kB cache has a linesize of 16 bytes and is 4 way set-associative. How many bits of an address will be the tag? Index? Offset?

________________________ bits are required for the tag

________________________ bits are required for the index

________________________ bits are required for the offset

(2 point): In a 2 way set associative cache, three addresses, A, B and C all have the same index but have distinct tags. What is a minimum sequence of accesses which, if repeated, will maximize the miss rate in the cache if it uses LRU replacement?

(1 point): If the above sequence is repeated for a long period of time, what will the miss rate be if the cache uses an LRU replacement policy?

(1 points): If the hit time is 1 cycle, and the miss penalty is 3 cycles, what will the average memory access time (in clock cycles) for the LRU replacement policy using the above sequence?

(1 point): If the sequence is repeated for a long period of time, will the miss rate be improved if random is used as the replacement policy?

(1 point): What will the miss rate be for LRU replacement when the sequence is A B C C B A A B C ...?
Question 5, Caches 2 (9 points):

(4 points) Gill Bates was lazy when completing project 5, so instead of running the cache.c program, he decided to fake the numbers, but got stuck. He knew that the machine in question had a 4 way set associative cache with LRU replacement policy, used 16 byte cache lines, was 8kB in size, and required 40 ns to do a read+write on a cache hit, and 160 ns to do a read+write on a cache miss. Complete the fake output which will lead one to believe that the output reflects a cache of the stated parameters. Do NOT introduce any noise into your figures. You should easily be able to exactly calculate the numbers for each entry you need to complete. (You can write "(ditto) if an entry should be the same as the entry above it).

<table>
<thead>
<tr>
<th>Size:</th>
<th>4096</th>
<th>Stride:</th>
<th>4</th>
<th>read+write:</th>
<th>40 ns</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size:</td>
<td>4096</td>
<td>Stride:</td>
<td>8</td>
<td>read+write:</td>
<td>40 ns</td>
</tr>
<tr>
<td>...</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Size:</td>
<td>4096</td>
<td>Stride:</td>
<td>1024</td>
<td>read+write:</td>
<td>40 ns</td>
</tr>
<tr>
<td>Size:</td>
<td>4096</td>
<td>Stride:</td>
<td>2048</td>
<td>read+write:</td>
<td>40 ns</td>
</tr>
<tr>
<td>Size:</td>
<td>8192</td>
<td>Stride:</td>
<td>4</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
<tr>
<td>Size:</td>
<td>8192</td>
<td>Stride:</td>
<td>8</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
<tr>
<td>Size:</td>
<td>8192</td>
<td>Stride:</td>
<td>16</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
<tr>
<td>Size:</td>
<td>8192</td>
<td>Stride:</td>
<td>32</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
<tr>
<td>Size:</td>
<td>8192</td>
<td>Stride:</td>
<td>64</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
<tr>
<td>Size:</td>
<td>8192</td>
<td>Stride:</td>
<td>128</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
<tr>
<td>Size:</td>
<td>8192</td>
<td>Stride:</td>
<td>256</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
<tr>
<td>Size:</td>
<td>8192</td>
<td>Stride:</td>
<td>512</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
<tr>
<td>Size:</td>
<td>8192</td>
<td>Stride:</td>
<td>1024</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
<tr>
<td>Size:</td>
<td>8192</td>
<td>Stride:</td>
<td>2048</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
<tr>
<td>Size:</td>
<td>8192</td>
<td>Stride:</td>
<td>4096</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
<tr>
<td>Size:</td>
<td>16384</td>
<td>Stride:</td>
<td>4</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
<tr>
<td>Size:</td>
<td>16384</td>
<td>Stride:</td>
<td>8</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
<tr>
<td>Size:</td>
<td>16384</td>
<td>Stride:</td>
<td>16</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
<tr>
<td>Size:</td>
<td>16384</td>
<td>Stride:</td>
<td>32</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
<tr>
<td>Size:</td>
<td>16384</td>
<td>Stride:</td>
<td>64</td>
<td>read+write:</td>
<td>160 ns</td>
</tr>
<tr>
<td>Size:</td>
<td>16384</td>
<td>Stride:</td>
<td>128</td>
<td>read+write:</td>
<td>160 ns</td>
</tr>
<tr>
<td>Size:</td>
<td>16384</td>
<td>Stride:</td>
<td>256</td>
<td>read+write:</td>
<td>160 ns</td>
</tr>
<tr>
<td>Size:</td>
<td>16384</td>
<td>Stride:</td>
<td>512</td>
<td>read+write:</td>
<td>160 ns</td>
</tr>
<tr>
<td>Size:</td>
<td>16384</td>
<td>Stride:</td>
<td>1024</td>
<td>read+write:</td>
<td>160 ns</td>
</tr>
<tr>
<td>Size:</td>
<td>16384</td>
<td>Stride:</td>
<td>2048</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
<tr>
<td>Size:</td>
<td>16384</td>
<td>Stride:</td>
<td>4096</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
<tr>
<td>Size:</td>
<td>16384</td>
<td>Stride:</td>
<td>8192</td>
<td>read+write:</td>
<td>______ ns</td>
</tr>
</tbody>
</table>

6
(3 points) Writeback caches have a mechanism for “flushing” the cache, which will cause all dirty lines to be written out to main memory. Similarly, all caches have a mechanism to invalidate all cached data (set the valid bit to 0) for all cache lines. A processor has a writeback L1 data cache and a separate L1 instruction cache and has no coherancy between the two. If a program wishes to modify its own code, what will the program need to do to the instruction and data caches before the modified code can be correctly executed? (Hint: The code will be written into the Dcache, but not into main memory. Also, the ICache will have an old copy of the code in question).

(2 points) If the page size is suitably large, a cache can do address translation concurrent with looking up data in the cache line. This occurs when the index and offset bits of the cache are NOT affected by address translation. If the cache has a line size of $2^L$ bytes, an associativity of $2^K$ and a cache size of $2^N$ bytes. What is the minimum page size?
Question 6, Pipelining and Dependencies (9 points):

Given the following MIPS code:

1) `addi $t0 $t1 100`
2) `lw $t2 4($t0)`
3) `add $t3 $t1 $t2`
4) `sw $t3 8($t0)`
5) `lw $t5 0($t6)`

(4 points) For each instruction, list the instructions which are read-after-write dependant on that instruction.

- is dependant on instruction 1
- is dependant on instruction 2
- is dependant on instruction 3
- is dependant on instruction 4

(5 points) For the code, you should diagram what is happening in each pipeline stage as the instructions are executed. Show where forwarding occurs in the pipeline.

```
1) addi $t0 $t1 100        +--------+
   | IF   | ID | EX | MEM | WB |
   +--------+

2) lw $t2 4($t0)

3) add $t3 $t1 $t2

4) sw $t3 8($t0)

5) lw $t5 0($t6)
```
Question 7 (9 points) Network and System call stuff:

(2 points): A network device receives a packet by having a small buffer capable of holding a single packet. When a packet is received completely it sends an interrupt, allowing the operating system to copy the packet out of the network device’s buffer. If the minimum packet size is 1kB, and the maximum packet size is 8kB, and the network bandwidth is 1MB/s, what is the maximum number of interrupts/second for the network which the operating system needs to handle?

(2 points): A network has a latency of 100ms, and a bandwidth of 10MB/s. How long will it take to transmit 1 byte across the network?

(2 points): How long will it take to transmit 100 MB of data?

(1 points): What sort of protocol is TCP?

(2 points): For what sort of application would you rather use an unreliable protocol like UDP instead of a reliable protocol like TCP?