# CS 150, Spring 1993 <br> Quiz \#2 

## Problem \#1

1. ( 25 pts) List the ROM contents in hexadecimal to implement the Moore type FSM shown below. The inputs A. H and B.H are synchronized. The states are assigned in numerical order, e.g. for state S 4 , $\mathrm{Q} 2 \mathrm{Q} 1 \mathrm{Q} 0=100$. (Follow normal state diagram assumptions: an output is not asserted if it is not listed, holding in the same state is implicit, etc.)

Fill in ROM contents in hexadecimal. (Binary answers will receive no credit):

| Address Data | Address Data | Address Data | Address Data |
| :--- | :--- | :--- | :--- |
| 0 | 8 | 10 | 18 |
| 1 | 9 | 11 | 19 |
| 2 | A | 12 | 1 A |
| 3 | B | 13 | 1 B |
| 4 | C | 14 | 1 C |
| 5 | D | 15 | 1 D |
| 6 | E | 16 | 1 E |
| 7 | F | 17 | 1F |



## Problem \#2

2. (15 pts) You are given the state table for an FSM and a partial schematic for the state machine. Complete the design of state machine by adding wires and gates as necessary to the multiplexer inputs. Do not make any other changes to the circuit.

| Present State Q1 Q0 | Input EN | Output SIGNAL | Next State Q1 Q0 |
| :---: | :---: | :---: | :---: |
| 00 | 0 | 1 | 00 |
| 00 | 1 | 1 | 01 |
| 01 | 0 | 0 | 00 |
| 01 | 1 | 0 | 11 |
| 10 | 0 | 1 | 11 |
| 10 | 1 | 0 | 00 |
| 11 | 0 | 1 | 10 |
| 11 | 1 | 0 | 11 |



## Problem \#3

3. ( $\mathbf{2 5} \mathbf{~ p t s}$ ) This problem refers to the computer data path and control unit shown below. Assume that all registers in the data path section are run from the same CLOCK used in the control unit. You may assume that all control signals are asserted high, and that all registers in the data path have synchronous loads. The table below shows a portion of the micro-program (in symbolic form) stored in the 4 Kx 16 ROM in the control unit. (An x represents a don't care combination of bits, and a NOP is an abbreviation for no operation).



## Data Path Block Diagram

Control Unit Block Diagram


| micro-PC <br> address | OUT <br> 15 | OUT12 <br> MEMCS | OUT11 <br> MEMWE | OUT9..10 <br> load grp 1 | OUT6..8 <br> load grp 2 | OUT3..5 <br> output enab | OUT0..2 <br> ALU func |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $0 \times 20$ | 1 | 0 | 0 | NOP | SLOAD | R3OUT | A plus 1 |
| $0 \times 21$ | 1 | 0 | 0 | MARLD | NOP | R2OUT | x |
| $0 \times 22$ | 1 | 1 | 1 | NOP | NOP | SOUT | x |


| $0 \times 23$ | 1 | 0 | 1 | NOP | NOP | SOUT | x |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $0 \times 24$ | 1 | 0 | 0 | NOP | SLOAD | R2OUT | A plus 1 |
| $0 \times 25$ | 1 | 0 | 0 | NOP | R2LOAD | SOUT | x |
| $0 \times 26$ | 1 | 0 | 0 | MARLD | NOP | R3OUT | R |
| $0 \times 27$ | 1 | 1 | 0 | NOP | R3LOAD | NOP | n |
| $0 \times 28$ | 1 | 0 | 0 | NOP | NOP | NOP | $x$ |

## ALU function table:

| ALU operation | ALU code | ALU operation | ALU code |
| :--- | :--- | :--- | :--- |
| $\mathrm{Y}=$ A plus B | 000 | $\mathrm{Y}=\mathrm{A}$ | 100 |
| $\mathrm{Y}=$ A plus B plus <br> carry | 001 | $\mathrm{Y}=0$ | 101 |
| $\mathrm{Y}=$ A plus 1 | 010 | $\mathrm{Y}=1$ | 110 |
| $\mathrm{Y}=$ A minus 1 | 011 | $\mathrm{Y}=-1$ | 111 |

3a. Determine the register transfer description for the micro-operations corresponding to each line of the microprogram listed above, and fill in the following table:

## Register Transfer Description of Microprogram

| micro-PC address | register transfer description |
| :--- | :--- |
| $0 \times 20$ |  |
| $0 \times 21$ |  |
| $0 \times 23$ |  |
| $0 \times 24$ |  |
| $0 \times 25$ |  |
| $0 \times 26$ |  |
| $0 \times 27$ |  |

3b. If R3 is the CPU program counter, and R2 is used as the stack pointer, describe, in 10 words or less, the computer instruction corresponding to the above micro-program:

3c. Complete the timing diagram for the micro-instructions $0 \times 24$ through $0 \times 27$ (defined in table above). For the Data_Bus, show when the bus is tri-stated, and table what is on the bus, e.g. "r2".


## Problem \#4

4. ( $25 \mathbf{~ p t s}$ ) You are given the following data path consisting of a random access memory, two registers, and a 4 bit counter. A Moore type FSM controller (shown below) driven from CLOCK.H generates control signals, which are asserted tFSM after the rising edge of the clock. Timing parameters are given in the table below. Given: tcountmax $>\mathrm{tFSM}>\mathrm{tDQ}$ max.

| Symbols | Explanations |
| :--- | :--- |
| tclock | clock period |
| tskew | clock skew to R2 |
| tsetup, thold | setup and hold times for '377 |
| tDQmax, tDQmin | max. and min. prop. delay from rising edge of clock to Q valid |
| tZAmax, tZAmin | max. and min. time for '125 to become active ( $=$ propagation delay) |
| tAZmax, tAZmin | max. and min. time for '125 to become tri-state |
| tcountmax, tcountmin | time from rising edge of clock to '163 outputs |
| tread | time from CS asserted and address valid until RAM data out valid |
| tWEZmax, tWEZmin | time from write enable asserted to RAM data out tri-stated |
| twrite, twritehold | min. time for WE after data is valid, data hold time after WE not asserted |



Answer each part independently. The operation of the RAM is similar to the 2114 studied in lab 5. The control signal MEMCS.L is always asserted.
a. Explain, using register transfer notation, the data transfers taking place in each clock cycle.
b. What is the minimum tclock for R 2 to be correctly written with the contents of R1? tclock > $\qquad$ ?
c. What is the minimum tclock for R 2 to be correctly written with the contents of RAM? tclock > $\qquad$ ?
d. What conditions must be satisfied to ensure that thold for R 2 is not violated? thold < $\qquad$ ?
e. What conditions must be satisfied to ensure that the hold time for the RAM is not violated during the write cycle? twritehold < $\qquad$ ?
f. There is a potential bus conflict at the beginning of a memory write cycle if the RAM output becomes tri-stated too late. What condition must be satisfied to avoid a bus conflict at this time?


## Problem \#5

5. (10 pts) Design the state diagram for a Mealey FSM with synchronized input W.H and output Y.H. The output Y should be asserted for one clock cycle whenever the sequence 1011 has been input on W. Note that the patterns may be overlapping, e.g. $\mathrm{W}=\ldots 1011011000 \ldots$ should generate $\mathrm{Y}=\ldots 0001001000 \ldots$ The machine should start assuming that a " 0 " has already been input.


Posted by HKN (Electrical Engineering and Computer Science Honor Society) University of California at Berkeley
If you have any questions about these online exams please contact mailto:examfile@hkn.eecs.berkeley.edu

