# CS150, Fall 1995 <br> Quiz \#2 <br> Professor I. Koren 

## Problem \#1

A Twisted Tail Ring counter is shown below. Show the state diagram, accounting for all possible states? Is this counter self-starting (self-correcting)? Explain.


## Clock

## Problem \#2

A 4 --> 1 MUX (Multiplexer) shown below can be used to realize any 3-variable switching function with no added logic gates. In this problem we will try to find out whether a given 4 -variable switching function $f(W, X, Y, Z)$ can be realized using a single 4 --> 1 MUX with no added gates.

| $\mathrm{S}_{0} \mathrm{~S}_{1}$ | T |
| :---: | :---: |
| 00 | $\mathrm{D}_{0}$ |
| 01 | $\mathrm{D}_{1}$ |
| 10 | $\mathrm{D}_{2}$ |
| 11 | $\mathrm{D}_{3}$ |



## Problem \#2a

Given the function $f(W, X, Y, Z)=(\operatorname{Sigma}) \mathrm{m}(2,3,4,6,7,15)+(\operatorname{Sigma}) \mathrm{d}(0,5,12,13)$ and its K-map, is it possible to realize it using a single 4 --> 1 MUX by choosing $S_{1} S_{0}=W X, D_{i}$ (a member of) $\{0,1$, Y , not $\mathrm{Y}, \mathrm{Z}$, not Z$\} ; i=0,1,2,3$ (the complements of the input variables are available). If your answer is positive show the realiziation; if it's negative explain why.

## Problem \#2b

Repeat (a) for the choice $S_{1} S_{0}=Y Z$.

## Problem \#2c

Repeat (a) for the choice $S_{1} S_{0}=W ~ Z . ~$

## Problem \#2d

How do you check with the aid of K-maps, the possibility of realizing a given 4 -variable function using a single 4 --> 1 MUX?


## Problem \#2e

Estimate the percentage of 4-variable functions which can be realized using a single 4 --> 1 MUX.

## Problem \#3

State whether each of the following is true or false. If true prove or explain, if false give a counter example. A correct True or False ansewr with no explanation is worth only 1 point.

## Problem \#3a

No static hazards may occur when implementing a 4-variable logic function using a 4-to-16 decoder.

## Problem \#3b

The radix-4 modified Booth algorithm which examines three multiplier bits at once (with the rightmost bit serving as a reference bit) always results in the minimum number of add/subtract operations.

## Problem \#3c

A 2048 X 1 ROM can be used to implement an 8:1 MUX.

## Problem \#3d

Every finite state machine can be implemented as a Linear-Feedback-Shift-Register (LFSR).

## Problem \#3e

The following circuit can serve as a Flip-Flop in any sequential circuit.


## Problem \#4

Show an implementation of a circuit that multiplies the (unsigned) input number $X=x_{4} x_{3} x_{2} x_{1} x_{0}$ by 7 using only Full Adders (FAs) and inverters. In other words, the output number $Z=z_{n-1} z_{n-2} \ldots z_{1} z_{0}$ satisfies $\mathrm{Z}=7 * \mathrm{X}$. Determine the required number ofoutput bits, n , and show the implementation of your Multiply-by-7 circuit using as few FAs and inverters as possible.

## Posted by HKN (Electrical Engineering and Computer Science Honor Society) University of California at Berkeley <br> If you have any questions about these online exams please contact mailto:examfile@hkn.eecs.berkeley.edu

