EECS 150 Spring 2001 Midterm 1

R. H. Katz

Question 1. True/False (5 Points)

Circle T for true and F for false below (0.5 points each):

(i)	The set of prime implicants of a Boolean function are unique.
-----	---

T

F

(ii) A PAL is a device with a fully programmable AND plane.

Ť

F

(iii) A 2 N:1 Multiplexer can implement any function of N variables.



F

(iv) The Sum of Products form of a Boolean function will always have fewer literals than its Products of Sums form.

T



(v) All Boolean function implementations have hazards in them.

T



(vi) Combinational logic determines its outputs as a function of the the current inputs and the history of the computation.

T



(vii) A ROM is nothing more than a hardware truth table.

(T)

F

(viii) A circuit with state is an example of combinational logic.

T



(ix) PALs are typically faster than PLAs.

(Ť)

F


(x) A selector and a multiplexer are essentially the same hardware.


(T)

V

Question 2. Canonical Forms (15 points)

Given the function F(A,B,C,D)=(A+B+C)(B'+C'+D)(A'+C+D')(A'+B'+C')(A'+B+D'), answer to following questions. Use the K-map below before your intermediate work.





(i) Write F in canonical Product of Sums form using ΠM notation (3 points):

(ii) Write F in canonical Sum of Products form using Σm notation (2 points):

(iii) Find the minimum literal count Product of Sums form of F (3 points):

(iv) Find the minimum literal count Sum of Products form of F (3 points):

(v) Find the minimum literal count Product of Sums form of F' (2 points):

$$F(A,B,C,D) = (A'+C+D)(A+B'+C)(A+C'+D')(B+C'+D)$$

OR  $(A'+B+D)(B'+C+D)(A+B'+D')(A+B+C')$ 

(vi) Find the minimum literal count Sum of Products form of F' (2 points):

Question 3. Minimization Over Multiple Functions (15 Points) Given the following four minimized four-variable functions:

$$W(A,B,C,D) = AB + B'C'$$


$$X(A,B,C,D) = A'BC' + AB'C' + ABC'$$


$$Y(A,B,C,D) = A'B' + A'C'$$


$$Z(A,B,C,D) = A'BC' + A'B'C'$$


How many unique product terms are there spanning these functions (1 points):

Fill in the K-maps below and circle the implicants so as to yield the minimum number of unique producterms spanning the four functions (3 points per K-map and function):











Write the revised expressions for W, X, Y, Z in the boxes below Array:

The number of unique product terms across all of the four functions is: (2 points)

Question 4. Multiplexer Implementation (15 Points)

The following implements the four variable function F(A,B,C,D) using a multiplexer. Please note the choice of which variable is a data input and which are multiplexer control inputs:






Reverse engineer this function to write it down in minimized Sum of Products form (10 points):

Assume that you can use XOR and XNOR operators as well AND, OR, and NOT operators. Rewrite the expression for the function F in a multilevel form that has an even further reduced literal count (5 points):

## F(A,B,GD) = (AOB)D'+(ADB)C

What is your literal count?	What is your literal count?	_6	
		(m	

Question 5. Circuit Timing and Waveform Diagrams (15 points) Consider the following circuit schematic and timing waveform.



(i) Write F(A,B,C) as a multilevel function based on the above schematic (3 points):

$$f(A,B,C) = \overline{X} \overline{Y}$$

$$X = \overline{A+C}$$

$$X = \overline{X+B}$$


(ii) Write F(A,B,C) in minimized literal count Sum of Products form (3 points):

$$F = (A+C)(X+B) = (A+C)(A'C'+B)$$

$$= AB+BC$$

(iii) Write F(A,B,C) in minimized literal count Product of Sums form (3 points):

(iv) All gates have identical gate delays. Each time division represents a gate delay. Complete the waveform diagram with the time behavior of output F and intermediate nodes X and Y, assuming that the inputs have not changed for quite some time before time T0 (5 points):



(v) What kind of waveform behavior does F have? Briefly explain why it arises (1 point).

E has a glitch at the output. X and I are complements, but due to

## Question 6. Design Problem (15 Points)

Consider a subsystem that acts as a "tie detector". The function behaves as follows. If more of the inputs are true than false, the output MoreOnes is asserted. If more of the inputs are false than true, then the output MoreZeros is asserted. If number of ones and zeros at the inputs are the same, both MoreOnes and MoreZeros are false (that is, a tie has been detected).

Design a four-input tie detector subsystem.

(i) Identify your inputs and outputs. Draw a block diagram (2 points):




(ii) State your assumptions about the behavior of the circuit. Document your understanding of the function with a truth table (3 points):

ABCD	Mo	_ 서군
6660	0	1
0001	0	•
60(0	0	6
0011	0	O
01001	õ	Ĭ
0101	Ö	ò

+	3 C	Þ	Mo	WZ
(	0 0	0	0	-
Ł	0 0	ţ.	0	٥
ı	0 (	٥	(0	0
ŧ	0 (	L L	1	Ö
1	•	• 0	0	ŏ
ŧ	L -	o (	] 1	Ö

59023 59 9



Posted by HKN (Electrical Engineering and Computer Science Honor Society)
University of California at Berkeley
If you have any questions about these online exams
please contact email:examfile@hkn.eecs.berkeley.edu.