Final - EE42/100, Summer 2010 - Solutions August 23, 2010

1. (10 points) Consider the 2 RLC circuits below. For each circuit, assume that $V_{I N}$ is an AC signal with angular frequency $\omega$ (i.e. $V_{I N}=\cos (\omega t)$ ), and sinusoidal steady-state has been achieved. Compute the transfer function of each circuit. Which one resembles a low-pass filter, and which one a high-pass filter? Be sure to mathematically justify your answers.

## RLC circuit 1



## RLC circuit 2



For RLC circuit 1:

$$
\begin{aligned}
V_{O U T} & =\frac{\frac{1}{j \omega C+\frac{1}{R}}}{\frac{1}{j \omega C+\frac{1}{R}}+j \omega L} \\
& =\frac{1}{1+j \omega \frac{L}{R}-\omega^{2} L C}
\end{aligned}
$$

The magnitude is:

$$
\left|V_{\text {OUT }}\right|=\frac{1}{\sqrt{\left(1-\omega^{2} L C\right)^{2}+\left(\omega \frac{L}{R}\right)^{2}}}
$$

When $\omega=0,\left|V_{\text {OUT }}\right|=1$. As $\omega$ increases towards infinity, $\left|V_{O U T}\right|$ approaches zero. Hence, this is a Low-Pass filter.

For RLC circuit 2:

$$
\begin{aligned}
V_{\text {OUT }} & =\frac{\frac{1}{\frac{1}{j \omega L}+\frac{1}{R}}}{\frac{1}{\frac{1}{j \omega L}+\frac{1}{R}}+\frac{1}{j \omega C}} \\
& =\frac{1}{1+\frac{-j}{\omega L}\left(\frac{-j}{\omega C}+\frac{1}{R}\right)} \\
& =\frac{1}{1-\frac{1}{\omega^{2} L C}-j \frac{1}{\omega R L}} \\
& =\frac{\omega^{2}}{\omega^{2}-\frac{1}{L C}-j \frac{\omega}{R L}}
\end{aligned}
$$

The magnitude is:

$$
\left|V_{O U T}\right|=\frac{\omega^{2}}{\sqrt{\left(\omega^{2}-\frac{1}{L C}\right)^{2}+\left(\frac{\omega}{R L}\right)^{2}}}
$$

When $\omega=0,\left|V_{\text {OUT }}\right|=0$. As $\omega$ increases towards infinity, $\left|V_{\text {OUT }}\right|$ approaches one. Hence, this is a High-Pass filter.
2. (15 points) Consider the 2 diode and ideal op-amp circuits below. For each circuit, assume that $V_{I N}$ is an AC signal ranging from -3 to 3. Assume also that the initial voltage across the capacitor is 0 , and $C$ is large such that it doesn't discharge appreciably across one input cycle. What are the minimum and maximum values of $V_{O U T}$ for each circuit?


For Op-amp configuration 1:
Suppose first that we disregard all circuit components to the right of $V_{A}$. The minimum voltage for $V_{A}$ is $2 V$, since if $V_{A}$ tries to go below $2 V$, the diode connecting $V_{A}$ is forward-biased and shorts. The short forces $V_{A}$ to become $2 V$. When $V_{A}$ is at its minimum of $-3 V$, the maximum voltage of $5 V$ is stored across capacitor $C$. When $V_{A}$ increases to $3 V$, the $5 V$ across capacitor $C$ causes $V_{A}$ to increase to $8 V$.

Meanwhile, the voltage $V_{\text {OUT }}=-\frac{100 k \Omega}{1 k \Omega} V_{A}$, and without the diode connecting $V_{\text {OUT }}$, the $V_{\text {OUT }}$ would range from -200 V to -800 V . The diode connecting $V_{\text {OUT }}$ with the 2 V source only ensures that $V_{\text {OUT }}$ does not exceed -2 V , so $V_{\text {OUT }}$ is free to go from -200 V to -800 V .

Maximum $V_{\text {OUT }}$ : -200 V
Minimum $V_{O U T}$ : -800 V
For Op-amp configuration 2:
As in Op-amp configuration 1, if we first disregard all circuit components to the right of $V_{A}$, the minimum and maximum voltages for $V_{A}$ would be $2 V$ and $8 V$ respectively.
Meanwhile, $V_{\text {OUT }}$ would like to range from -200 V to -800 V . However, the diode and 2 V source connected to $V_{\text {OUT }}$ ensures that if $V_{\text {OUT }}$ were to ever go below $-2 V$, the diode shorts, and $V_{\text {OUT }}$ becomes $-2 V$. Hence, where as $V_{O U T}$ would go from -200 V to -800 V without the diode and voltage source connected to it, $V_{O U T}$ is held at $-2 V$ with the diode and voltage source.
Maximum $V_{\text {OUT }}$ : $-2 V$
Minimum $V_{O U T}$ : $-2 V$
3. (20 points) Consider the circuit below, where an infinite diode-resistor circuit is attached to terminal $a-b$.

(a) Assume that $V_{I N}=9 V$. Calculate the current $I_{I N}$, assuming that all diodes have i-v characteristic 1. Repeat for i-v characteristic 2. Use the back of this sheet if you need additional space.



For diode i-v characteristic 1:
Consider the i-v relationship of $I_{a}$ and $V_{a b}$. From $-4 V \leq V_{a b}<2 V, I_{a}=0$. This is because there are a minimum of 2 diodes between terminals $a$ and $b$, and for $V_{a b}>0$, each diode must have a $1 V$ drop associated with it, and for $V_{a b}<0$, each diode must have a $-2 V$ drop associated with it. When $V_{a b}>2 V$, The two diodes on the first rung of the ladder turn on, each having a $1 V$ drop. The current flowing from the bottom node of the first rung (the node that connects the diode and two resistors, which we'll denote as $V_{1}$ ) to terminal $b$ (which we'll designate as $I_{b}$ ) is the same as $I_{a}$, since the current flowing into the ladder must equal the current flowing out of the ladder. Hence, we have $I_{b}=I_{a}$.
Now, for $V_{a b}>2 V, I_{a}=I_{b}=\frac{V_{1}-V_{b}}{2 \omega}$, and $V_{1}=V_{a}-1 V-1 V$. Hence, the only relevant components/values of the circuit that determines $I_{a}$ is $V_{a b}$, the two diodes of the first rung, and the $2 \Omega$ resistor of the first rung, and the equivalent circuit for when $V_{a b}>2 V$ is shown in the figure below.


A similar analysis can be applied for $V_{a b}<-4 V$, and its equivalent circuit is shown in the figure below.


These two equivalent circuits give us the following i-v relationship between $V_{a b}$ and $I_{a}$ :


Taking the Thevenin equivalent of the circuit to the left of terminal a-b, with $V_{I N}=9 V$, we have:

$$
\begin{gathered}
V_{t h}=\frac{6 \Omega}{6 \Omega+3 \Omega} V_{I N}=\frac{2}{3} 9 V=6 V \\
R_{t h}=\frac{1}{\frac{1}{3 \Omega}+\frac{1}{6 \Omega}}=2 \Omega
\end{gathered}
$$

Because $V_{t h}>0$, we only need to worry about the case where $V_{a b}>0$. The equivalent circuit is:


The figure below plots the loadline from the Thevenin equivalent circuit, along with the i-v relationship between $V_{a b}$ and $I_{a}$.


The intersection between the loadline and the i-v relationship is at $V_{a b}=4 V$ and $I_{a}=1 \mathrm{~A}$. Hence, we have $V_{a b}=4 V$, and

$$
\begin{aligned}
I_{I N} & =I_{a}+\frac{V_{a b}}{6 \Omega}=1 A+\frac{4 V}{6 \Omega} \\
I_{I N} & =1.67 \mathrm{~A}
\end{aligned}
$$

For diode i-v characteristic 2 :
This i-v characteristic is the same as that of a $2 \Omega$ resistor, and hence, we have an infinite ladder of resistors. We must compute the equivalent resistance $R_{e q}$ of the ladder, noting that adding an additional rung to the ladder does not change the equivalent resistance since the ladder is infinite. With this in mind, the following figure shows the equivalent circuit:


From this circuit, we get that:

$$
\begin{aligned}
R_{e q} & =2+2 \| R_{e q}+2 \\
R_{e q} & =4+\frac{1}{\frac{1}{2}+\frac{1}{R_{e q}}} \\
R_{e q} & =4+\frac{R_{e q}}{\frac{R_{e q}}{2}+1} \\
\frac{1}{2} R_{e q}^{2}+R_{e q} & =2 R_{e q}+4+R_{e q} \\
0 & =R_{e q}^{2}-4 R_{e q}-8
\end{aligned}
$$

Solving, we get $R_{e q}=2(1+\sqrt{3})=5.4641 \Omega$.
Solving for $I_{I N}$, we have $I_{I N}=\frac{V_{I N}}{3+\frac{1}{6}+\frac{1}{5.4641}} A=1.5359 A$
(b) Assume that $V_{I N}$ is now corrupted with an AC noise signal, such that $V_{I N}=0.01 \cos (2 \pi t+$ 2) $+9 V$. You may assume the AC component is small enough such that from its perspective, all relevant circuit components appear linear. Repeat part (a) using this new $V_{I N}$ using ONLY diode i-v characteristic 1.

For diode i-v characteristic 1, at $V_{I N}=9 \mathrm{~V}$, the Q-point of infinite resistor-diode ladder, according to part $(\mathrm{a})$, is $\left(V_{a b Q}, I_{a Q}\right)=(4 V, 1 A)$. At this Q-point, the i-v characteristic of the ladder (relationship between $V_{a b}$ and $I_{a}$ ) is linear with a slope of 0.5 . Hence, the small signal resitance of the ladder, $r_{D}$, is $r_{D}=\frac{\Delta V_{a b}}{\Delta I_{a}}=2 \Omega$.
The equivalent small-signal equivalent circuit is then:


The small AC signal component of $I_{I N}$ is therefore:

$$
\begin{aligned}
I_{I N, a c} & =\frac{0.01 \cos (2 \pi t+2)}{3+\frac{1}{\frac{1}{6}+\frac{1}{2}}} \\
& =\frac{2}{9} * 0.01 \cos (2 \pi t+2)
\end{aligned}
$$

The DC signal component, $I_{I N, d c}$, is computed in part (a), and determined to be 1.67A. The overall current is then $I_{I N}=I_{I N, a c}+I_{I N, d c}=\frac{2}{9} * 0.01 \cos (2 \pi t+2)+1.67 A$.
4. (15 points) Consider the 4 -NMOS circuit in the figure below. Assume that $V_{d d}=20 \mathrm{~V}$, and for all NMOS transistors, $K=0.25 \mathrm{~mA} / V^{2}$ and $V_{t o}=3 \mathrm{~V}$.
(a) Assume that all NMOS's are in saturation mode. Find $I_{A}$ and $I_{B}$.


Assuming that all NMOS's are in saturation mode, we begin by noting that the gate-to-source voltage, $V_{G S}$, for NMOS1 is the same as $V_{G S}$ for NMOS2. Because the same ( $I_{B}$ ) current flows through NMOS2, NMOS3, and NMOS4, we have that all NMOS's have the same $V_{G S}$.
To compute $I_{A}$, we can set up a KVL equation involving the $V_{G S}$ voltages of NMOS1 and NMOS3:

$$
\begin{aligned}
-V_{d d}+10000 I_{A}+2 V_{G S} & =0 \\
10 & =5000 I_{A}+V_{G S}
\end{aligned}
$$

This gives us the loadline equation for NMOS1 involving $V_{G S}$ and $I_{A}$. The saturation-mode equation is $I_{A}=0.25\left(V_{G S}-3\right)^{2}$, and the intersection of the saturation-mode equation with the loadline equation occurs when $V_{G S}=5 \mathrm{~V}$, and $I_{A}=1 \mathrm{~mA}$.
Hence, we have that $I_{A}=I_{B}=1 \mathrm{~mA}$.
(b) Note that part (b) refers to the same circuit as in part (a). Find $V_{O U T}$, and verify that all NMOS transistors are in saturation mode.

Denote $V_{D S 1}$ as the drain-to-source voltage for NMOS1, $V_{D S 2}$ as the drain-to-source voltage for NMOS2, $V_{D S 3}$ as the drain-to-source voltage for NMOS3, and $V_{D S 4}$ as the drain-to-source voltage for NMOS4.
For NMOS1:

$$
\begin{aligned}
V_{D S 1} & =V_{d d}-10000 I_{A}=20-10000 * 0.001=10 \mathrm{~V} \\
V_{D S 1} & >V_{G S}-V_{t o}=5-3=2 \mathrm{~V}
\end{aligned}
$$

## For NMOS2:

Note that $V_{D S 2}=V_{G S}$. We have:

$$
V_{D S 2}=5 V>V_{G S}-V_{t o}=5-3=2 V
$$

For NMOS3:
Note that $V_{O U T}=18-V_{G S}=18-5=13 \mathrm{~V}$.

$$
V_{D S 3}=13-5=8 V>V_{G S}-V_{t o}=5-3=2 V
$$

For NMOS4:

$$
V_{D S 4}=20-13=7 \mathrm{~V}>V_{G S}-V_{t o}=5-3=2 \mathrm{~V}
$$

Hence, the drain-to-source voltage of all NMOS's are greater than the difference between their gate-to-source voltages and their threshold voltages, implying that all NMOS's are in saturation. We've also calculated that $V_{\text {OUT }}=13 \mathrm{~V}$.
5. (20 points) Consider the following NMOS circuit. Assume that $V_{I N}(t)$ is a small AC signal, and that the NMOS is in saturation mode.

(a) Write three equations that allow you to solve for the three DC Q-point voltages/currents: the voltage from gate $(G)$ to source $(S)$, the voltage from drain (D) to source (S), and the current from drain to source. What is the transconductance?

Denote the current through resistor $R_{G}$ as $I_{G}$. Doing KVL from the drain to source of the NMOS, we have:

$$
\begin{equation*}
-V_{d d}+I_{D} R_{D}+V_{D S}+\left(I_{D}+I_{G}\right) R_{S}-v_{d d}=0 \tag{1}
\end{equation*}
$$

Doing KVL from the gate to source of the NMOS we have:

$$
\begin{equation*}
V_{G S}+\left(I_{D}+I_{G}\right) R_{S}-V_{d d}=0 \tag{2}
\end{equation*}
$$

Lastly, we can relate $I_{G}$ and $R_{G}$ by:

$$
\begin{equation*}
I_{G}=\frac{V_{G S}}{R_{G}} \tag{3}
\end{equation*}
$$

Substituing equation 3 into equations 1 and 2, and adding the equation that relates $I_{D}$ and $V_{G S}$ for saturation mode of the NMOS, we have the following three equations:

$$
2 V_{d d}=I_{D}\left(R_{D}+R_{S}\right)+V_{G S} \frac{R_{S}}{R_{G}}+V_{D S}
$$

$$
\begin{aligned}
I_{D} & =K\left(V_{G S}-V_{t o}\right)^{2} \\
V_{d d} & =V_{G S}\left(1+\frac{R_{S}}{R_{G}}\right)+I_{D} R_{S}
\end{aligned}
$$

(b) Assume that for the circuit in part (a), the capacitances are NOT very large, such that they do NOT appear as a short-circuit to AC signals. Draw the small-signal equivalent circuit, assuming that $V_{I N}(t)=0.05 \cos (\omega t+2)$ and sinusoidal steady-state has been achieved.


Note: $r_{D}$ does not need to be shown in the circuit diagram.
(c) Demonstrate how you would solve for $V_{\text {OUT }}(t)$. You don't have to explicitly solve for $V_{O U T}(t)$, but you should set up a set of equations and write brief explanations to show how $V_{O U T}(t)$ can be obtained in terms of the transcondunctance $g_{m}$ and values of all circuit components.

Do note-voltage or mesh-current analysis using phasors by setting up KVL/KCL equations. Details omitted here.
6. (20 points) Consider the CMOS logic circuit (with 24 NMOS/PMOS components) in the figure below, where the NMOS, PMOS, and inverter symbols are denoted. The inputs are $A, B$, and $C$, while the outputs are $X$, and $Y$.
(a) Find the truth table for the 3 inputs and 2 outputs. Note that inputs $A, B$ are symmetric in their implementation (i.e. the input $(A, B, C)=(0,1,1)$ should give the same outputs as the input $(A, B, C)=(1,0,1))$. You will be graded generously on this problem.
(b) For a BONUS of 2 points, determine what purpose this CMOS circuit serves based off of your truth table.



The following are the set of distinct equivalent circuits:


$$
A=0, B=0, C=1 \quad X=0, Y=1
$$


$A=0, B=1, C=1 \quad X=1, Y=0$

$A=1, B=1, C=1 \quad X=1, Y=1$


Note that the circuits for $A=0, B=1, C=0$ and $A=1, B=0, C=0$ are the same as for $A=0, B=0, C=1$. The circuits for $A=1, B=0, C=1$ and $A=1, B=1, C=0$ are the same as for $A=0, B=1, C=1$.
Based on these circuits, the truth table is the following:

| A | B | C | X | Y |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

This truth table is the same as that of a Full Adder, whereby $A$ and $B$ are the binary values to be added, $C$ is the carry-in bit, $X$ is the carry-out bit, and $Y$ is the result of the binary addition (excluding the carry-out bit).

